

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

•	
In re Application of:)
TAKESHI TAKADA, ET AL.	: Examiner: Craig Thompson)
Application No.: 10/626,656	: Group Art Unit: 2813
Filed: July 25, 2003	·)
For: SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME	.) :) March 14, 2005
Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450	
Attention Docket Clerk: Code REAS	
COMMENTS ON STATEMENT	Γ OF REASONS FOR ALLOWANCE
Sir:	
Applicants are in receipt of	a Notice of Allowance dated December 14,
2004, in the above-referenced application.	The issue fee is due on March 14, 2005, and is
being paid concurrently herewith.	
	I hereby certify that this correspondence is being deposited with th United States Postal Service as first-class mail in an envelop addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria VA 22313-1450 on
	March 14, 2005 (Date of Deposit)
•	Damond E. Vadnais, Reg. No. 52,310 (Name of Attorney for Applicant)

March 14, 2005
Date of Signature

Notice of Allowability on the grounds that contrary to the Reasons, Claim 20 does not recite "a second transparent layer is also formed on the second semiconductor layer and

Applicants respectfully traverse the Reasons for Allowance set forth in the

passivation treatments are carried out on the defects in the first semiconductor layer before

the formation of the second semiconductor layer as well as on the second semiconductor

layer."

Applicants' undersigned attorney may be reached in our Costa Mesa,

California office at (714) 540-8700. All correspondence should continue to be directed to

our below-listed address.

Respectfully submitted,

Damond E. Vadnais

Attorney for Applicants

Registration No.: 52,310

FITZPATRICK, CELLA, HARPER & SCINTO

30 Rockefeller Plaza

New York, New York 10112-3800

Facsimile: (212) 218-2200

CA_MAIN 93320v1